Abstract-This paper presents a technique for substantially reducing the noise of a CMOS low noise amplifier implemented in the inductive source degeneration topology. The effects of the gate induced current noise on the noise performance are taken into account, and the total output noise is strongly reduced by inserting a capacitance of appropriate value in parallel with the amplifying MOS transistor of the LNA. As a result, very low noise figures become possible already at very low power consumption levels.
I. INTRODUCTION

I
N A HIGH performance radio receiver the first block is usually a low noise amplifier (LNA), whose noise performance sets a limit to that of the entire receiver. Therefore, if the CMOS technology is to be used in demanding applications, it is important to be able to design CMOS LNAs with very low noise. In general, the requirements on an LNA are, apart from low noise, also high linearity, sufficiently high gain, well-defined resistive input impedance (to match the passive off-chip filter that precedes the LNA in almost all radio receivers), and low power consumption.
There are several alternatives how to obtain a resistive input impedance. For instance, one can use a common-gate topology (see, e.g., [1] ), so that the input conductance becomes equal to the transconductance of the transistor. The best noise performance, however, is achieved with inductive source degeneration [2] (Fig. 1) . A problem of this topology is the sensitivity to gate induced current noise, since such noise is enhanced by the -factor of the input circuit. A high is beneficial for reducing channel current noise, however, and in a design where the gate induced current noise is disregarded one might end up with a large , and a noise totally dominated by the gate induced current noise.
The approach described in this work relies on the introduction of an additional capacitance ( Fig. 1, dashed is crucial, since the gate induced current noise grows with the square of . 1 We will show in the next sections that this technique indeed allows for the design of very low noise CMOS LNAs, without any associated power consumption penalties. In order to maintain the analysis manageable, we will treat all passive components, with the exception of the output LC tank, as lossless. The influence of the substrate noise will be neglected as well. Thus, the calculated noise figures will represent minimum values for the available technology, design specifications, and power consumption levels. Fig. 1 shows the simplified schematic of the LNA. Transistor has a minor influence on the noise behavior of the LNA, and its contribution to the total noise is disregarded in the analysis. Table I summarizes a number of symbols used in the paper, where the transistor referred to is of course . We will confine our treatment to the case when the quasi-static transistor model applies, that is, when the operating frequencies are well below the transit frequency of the transistor. The important case of the nonquasi-static regime will not be treated here. 
II. NOISE ANALYSIS
A. Noise Sources
The small signal equivalent circuit for the noise analysis is shown in Fig. 2 . Four noise sources have been considered: the thermal noise of the source resistance ( ), the thermal noise of the channel current ( ), the gate induced current noise ( ), and the thermal noise of the output resistance ( ). The noise densities and are
is given by (3) where the theoretical expression for the conductance depends on the transistor model adopted. For the simplest longchannel model, where the well-known equation (4) 
Since in this case is equal to when the transistor is in saturation, we retrieve the well-known (simplified) expression for :
Still assuming (4), is given by [4] ( 7) where (8)
It will be assumed in the following that (7) is valid in general, and we rewrite it as (9) where the value of can be adjusted to account for a possible increase of due to short-channel effects. We will maintain the same flexibility for , by rewriting (3) as (10) The long-channel values for and are
B. Output Noise
It is easy to prove [5] that the input impedance of the circuit (neglecting and ) is given by (13) where (14) and (15) At the resonance (operating) angular frequency (16) the impedance presented by the LNA must be equal to the source impedance , in order to have impedance matching; thus, the resulting impedance at resonance must be (17) The quality factor of the input circuit is then (18) Straightforward circuit analysis gives the transfer function of the four noise sources to the output noise current (see Fig. 2 ) at resonance
It remains to find the contribution due to the correlation between and . According to [4] , such a correlation (for the current directions adopted in Fig. 2 ) is given by the relation (23) where . The noise power of the output current due to and is calculated as (24) where and are the transfer functions in (21) and (20), respectively. The last two products represent the output noise due to the correlation, and can be written, using (20), (21), and (23), as
Making use of (18), the following noise figure is obtained at resonance
where has been defined as
An obvious limitation on is (28)
In reality, is always less than unity, because of the nonnegligible overlap capacitance between gate and source. For instance, for the CMOS process considered in this paper. This fact is easily accounted for by absorbing in . It will be clear from the simulation results that a maximum value of 0.8 for does not pose a serious limitation on the noise minimization procedure.
Finally, we will assume that the long-channel equation for (29) is valid in general, although this is not strictly true [6] .
III. NOISE MINIMIZATION
An equation for when the transistor is operating in saturation, valid for both low and high longitudinal fields in the transistor channel, is [7] , [8] The transistor model leading to (30) yields the following equation for [7] , [8] :
This equation includes the effects of charge carrier velocity saturation on noise, but neglects any hot electron (or other) phenomena. Alternatively, more advanced models for could be employed [9] - [12] . Further, it should be noted that (9) and (35) predict a decreasing for an increasing , if is a constant, since increases with . However, simulation results in [13] show that does in fact increase with , which indicates that increases with more than decreases.
Since no details of the noise behavior of the MOS transistor for the process targeted in this work are available to us, we will treat and as constants. Hopefully, this is not too dramatic a simplification, as LNAs usually work with a gate over-drive of only a few hundred millivolts. It is now possible to solve (26) numerically, in order to minimize the noise figure with respect to and . However, it is desirable to understand how (26) depends qualitatively on the various design parameters through explicit symbolic equations. For this reason, a simplified form of (26) will be considered next.
A. Long-Channel Regime
We will examine the case of the long-channel approximation, that is, the case when is much lower than . For simplicity, we will also treat as a constant. Under these assumptions, we obtain the well-known equations for and [14] (36)
We will further simplify the treatment by assuming that is very large, and that the correlation noise in (26) is negligible in practice (this can be easily verified numerically). Setting (43) and (42) becomes (44) where the expressions for and are obvious. A typical plot of (44) as a function of and is shown in Fig. 3 . It is easy to check that (44) does not have a minimum for finite values of and ; rather, it can be made arbitrarily close to unity for any value of . However, this condition is approached when tends to infinity and tends to zero, which are not reasonable choices for these parameters. In practice, must be limited for reasons such as linearity and sensitivity to parameter variations, and must be large enough to allow for a given . We, therefore, fix a value, which will be the maximum possible that can be tolerated, and derive an expression for the optimal transistor width in presence of such a . Taking the derivative of (44) with respect to yields (45) Equating (45) to zero gives as (46) The corresponding value for is obtained by inserting (46) in (43) (47) It is worth noting that both and are independent of the actual values for and , as long as and track each other.
Finally, the minimum value of the noise factor , for a given , is obtained from (44) and (46) (48) 
B. Suppression Factor
It is interesting to compare the above noise figure to what can be achieved without the extra capacitor , for the same value of and . We, therefore, define the suppression factor as (49) where is given by (42) with . We have immediately (50) with from (18) and (29)
Equations (46), (47), and (51) yield (52) can be rewritten as (53) Thus, the higher , the larger the improvement on . In the limit of a high , is proportional to .
IV. DESIGN EXAMPLE
We will show next that the relations found in the preceding section do indeed lead to a realizable amplifier, that is, all design parameters can be assigned reasonable values. Process parameters are taken from a standard 0.35-m CMOS process. The operating (resonance) frequency is 1.8 GHz, and the source impedance is 50 . Table II summarizes both process and design data. In the following we will assume for simplicity that the ratio of to is constant. This is not unreasonable, as gate noise and channel noise are caused by the same physical noise phenomena ( [13] presents a number of simulation-based data for both and ). 
A. Long-Channel Regime
We now give an example of the design procedure for an of 1 mA, a moderately high of three, and a negligible noise due to . Equations (46) and (47) then give m and , respectively. From (29) we obtain fF, and from (27) fF. Equations (36) and (17) Table III (lower half) also shows how the component values and the noise figures change when the noise from the output circuit is taken into account. We have here considered an (integrated) inductor with an inductance value of 10 nH and a quality factor of five. With these values, the noise of the output resonator becomes the single largest contribution to the total output noise.
The reduction in power consumption afforded by the noise minimization approach is best appreciated by considering the value , needed to achieve the same noise figure when the standard LNA architecture is used (i.e., with ). Two values for have been used to find : , and , where takes the effect of the overlap capacitance into account. The value of is technology dependent; in our case, . Table IV shows with utmost clarity that is always much higher than 1 mA (except when , ), the value of used when is equal to (see Table III ).
B. General Case
Although the long-channel equations are very important for the qualitative study of the problem, the actual quantitative approach must rely on the complete set of equations for the MOS transistor, (30)-(35), in order to capture important short-channel effects, such as the transconductance degradation due to the onset of velocity saturation for the charge carriers. If more sophisticated expressions for , , or are available, they can be easily integrated in the numerical algorithm.
Figs. 4-6 show plots for , , and as functions of , , and , respectively. The values for the noise factors and have been set to double the long-channel values, as given by (11) and (12); the ratio , however, has been kept constant.
As qualitatively expected from (52), the largest improvement of the noise figure is obtained by increasing . It is also worth noting that actually increases, although marginally, for .
Figs. 4-6 also show that the optimal value for is almost independent of and (for reasonable values of these variables), once has been chosen. Similarly, is very weakly dependent on the values for and , as long as and track each other (Fig. 7) , which makes the noise optimization procedure fairly independent of the details of noise generation.
A further proof of the robustness of the proposed approach is obtained by plotting the noise figure versus , keeping all other variable constant, as in Fig. 8 . varies but slowly around , especially for positive increments of . Thus, it may be advantageous to adopt a value for slightly larger than , in order to reduce the possible effects of random parameter variations around the nominal values. This, however, is in general dependent on the noise models adopted for , , and . 
V. CONCLUSIONS
A technique has been presented, that allows for the design of very low noise CMOS LNAs at low power consumption levels. The closed-form equations derived in the paper apply to a simplified noise treatment, based on the long-channel assumption for the MOS transistor model. The proposed approach to noise reduction, however, is not dependent on the details of the noise mechanisms (although the specific values of most design parameters are), and can be applied whenever the amplifying device shows a gate current noise that increases with the gate capacitance of the device.
